




Submodule Capacitance Monitoring Strategy for Phase-Shifted Carrier Pulse-Width
Modulation Based Modular Multilevel Converters
Liu, Chengkai; Deng, Fujin; Yu, Qiang; Wang, Yanbo; Blaabjerg, Frede; Cai, Xu
Published in:
I E E E Transactions on Industrial Electronics





Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Liu, C., Deng, F., Yu, Q., Wang, Y., Blaabjerg, F., & Cai, X. (Accepted/In press). Submodule Capacitance
Monitoring Strategy for Phase-Shifted Carrier Pulse-Width Modulation Based Modular Multilevel Converters. I E
E E Transactions on Industrial Electronics, pp(99), 1-16. https://doi.org/10.1109/TIE.2020.3014572
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
0278-0046 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2020.3014572, IEEE
Transactions on Industrial Electronics
Submodule Capacitance Monitoring Strategy for 
Phase-Shifted Carrier Pulse-Width Modulation 
Based Modular Multilevel Converters 
Chengkai Liu, Fujin Deng, Senior Member, IEEE, Qiang Yu, 
Yanbo Wang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE and Xu Cai  
Abstract- The capacitance monitoring is one of the 
important issues for the MMC to obtain high reliability. Since 
the pulse-width modulation (PWM) is usually implemented in 
the Field Programmable Gate Array (FPGA), the produced 
precise switching states in the FPGA cannot be directly access 
by the top Digital Signal Processor (DSP) controller, which 
poses challenges on the existing capacitance monitoring 
methods based on the precise switching states of the MMC. 
This paper presents a submodule (SM) capacitance monitoring 
strategy for the MMC with a simple algorithm, where the 
fundamental frequency components of the SM capacitor 
voltage and current are extracted to estimate the SM 
capacitance based on reference, but not the precise switching 
states. The proposed scheme not only simplifies the 
implementation and calculation, but also avoids control 
limitations and heavy communication burden between DSP 
and FPGA. Besides, the proposed strategy effectively 
eliminates noise impact from sensors and increases accuracy. 
Simulation and experimental studies are implemented, and the 
results confirm the effectiveness of the proposed strategy.  1  
Index terms—Capacitance monitoring, modular 
multilevel converters, reliability, PSC-PWM, submodule 
I.  INTRODUCTION 
The modular multilevel converter (MMC) has drawn 
considerable interests due to its advantages of modularity, 
scalability, high efficiency, low harmonic content and fault 
tolerance [1]-[3]. A multilevel voltage can be synthetized with 
the operation of the MMC and the SM switching frequency 
can be reduced without compromising the power quality [4]. 
Recently, the MMC is more attractive for renewable energy 
integration, medium-voltage motor drives, and electric railway 
supplies [5]-[7]. 
The capacitor is one of the fragile components in the 
MMC [8]. Due to high energy density and low price [9], the 
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electrolytic capacitor is popular for MMCs in some 
applications, such as micro-grids, motor drives and front-end 
rectifier [10]-[12]. Owing to vaporization of the electrolyte, 
the capacitor would gradually deteriorate and capacitance 
would be changed [13]. Normally, the capacitor is required to 
be replaced with a new one when its capacitance drops below 
80% of rated value [14]. As a result, it’s essential to monitor 
the SM capacitance value for reliable operation. 
Recently, several SM capacitance monitoring methods 
have been reported for MMCs, which can be divided into 
direct monitoring methods and indirect monitoring methods. 
The direct monitoring methods are based on precise capacitor 
voltage and current. Reference [15] presents a direct capacitor 
monitoring method for the MMC, where each SM capacitance 
is estimated by a recursive least square (RLS) algorithm. 
However, an ac current is required to be injected into the 
circulating current in [15], which increases the arm current 
and affects the MMC performance. In [16]-[19], the SM 
capacitance is estimated using band-pass filters and root mean 
square (RMS) calculations. However, a double frequency 
circulating current injection is required in [16] and the 
methods in [17]-[19] are only suitable for the MMC without 
circulating current suppression control (CCSC). Besides, the 
Kalman filter (KM) algorithm [20] and fast-affine projection 
(FAP) algorithm [21] are adopted to estimate the SM 
capacitance in MMCs. In [22], a new non-contact current 
sensor is implemented to extract the SM capacitor current and 
RLS algorithm is adopted to estimate the capacitance. The 
direct monitoring methods in [15]-[21] are based on capacitor 
voltages, arm current and SM switching states, whose 
estimation errors are usually below 1%. However, in some 
applications, the precise switching states cannot be directly 
access by the controller, thus the methods in [15]-[21] would 
have trouble in practical application. 
The indirect monitoring methods are other solutions for 
capacitance estimation in the MMC, which are based on the 
relationships among the SM capacitances. Reference [23] 
estimates the capacitance based on the relationship between 
the arm average capacitance and the capacitance of each SM. 
Reference [24] presents a reference SM (RSM) based 
capacitance monitoring method to reduce computational 
burden, where the reference SM is employed to estimate the 
capacitances in other SMs. Reference [25] presents an 
improved RSM based capacitance estimation method, which 
makes full use of the voltage sensor measurement range to 
improve accuracy. However, two SMs have to be out of 
service during the monitoring period. Reference [26] presents 
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a sorting-based capacitance monitoring method to reduce 
computational burden in the MMC with a large number of 
SMs, where only the SM with the smallest capacitance is 
judged and estimated. In [27], the monitored SM is controlled 
to be bypassed from the arm and the capacitor is discharged 
through the bleeding resistor, where the time of the capacitor 
voltage decreasing to a predefined value is used to estimate 
the SM capacitance. Reference [28] presents a capacitance 
monitoring method based on the relationship between phase 
current and capacitor voltage, but only during the DC-side 
start-up procedure. Reference [29] presents a capacitance 
monitoring method for MMCs with nearest level modulation 
(NLM) based on the relationship between SM voltage 
variation and SM driving signal angle. In indirect methods, the 
precise switching states of the SMs are not required, thus the 
indirect methods are easier to implement than the direct 
methods.  
For the MMC system with a number of SMs, the typical 
implementation architecture is composed of the DSP and 
FPGA. The DSP is normally used to implement the control 
algorithm, while the FPGA is used to produce the switching 
states based on the modulation references received from the 
DSP. The existing capacitor monitoring methods require the 
precise SM switching states [15]-[21]. It means that the DSP 
is required to receive the precise SM switching states 
produced in the FPGA for the implementation of capacitor 
monitoring algorithm in the DSP, which would be difficult for 
the DSP to have such a high sampling speed and such a large 
calculation amount. 
In this paper, a SM capacitance monitoring strategy is 
proposed for the phase-shifted carrier (PSC) pulse-width 
modulation (PWM) based MMC, where the fundamental 
frequency components of SM capacitor voltage and current 
are extracted to estimate the SM capacitance. The advantages 
of the proposed strategy are: 1) It does not require SM 
switching states, but only the references. It can be directly 
implemented in the DSP controller, avoid fast sampling and 
transmission of precise switching states from FPGA to DSP 
controller, and greatly reduce computational burden in 
comparison with [15]-[21]. 2) It has the feature of noise 
immunity, which increases the accuracy of the capacitance 
monitoring in comparison with [24] and [27]. 3) It has no 
extra control or effect on control performance and is more 
practical for implementation in comparison with [15], [17], 
[24] and [27].  
The rest of the paper is organized as follows. Section II 
introduces the basic principles of the MMC. The proposed SM 
capacitance monitoring strategy is presented in Section III. 
And the discussion of the proposed strategy is presented in 
Section IV. Then, simulation studies and experimental studies 
are respectively given in Section V and Section VI to verify 
the effectiveness of the proposed capacitance monitoring 
strategy. Finally, the conclusions are drawn in Section VII. 
II. MODULAR MULTILEVEL CONVERTERS 
Fig. 1(a) shows a three-phase MMC, which consists of 
phase A, phase B and phase C. The subscript u refers to the 
upper arm while the subscript l refers to the lower arm. Each 
phase is composed of an upper arm and a lower arm, which 
contains an arm inductor Ls and n identical SMs in series. Fig. 
1(b) shows the diagram of the i-th SM in the upper arm of 
phase A, which is composed of upper switch/diode T1/D1, 
lower switch/diode T2/D2, and the capacitor Caui. In normal 
operation, the SM is controlled by a switching function Saui, as 
1 2
1 2
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(a)                                               (b) 
Fig. 1. (a) Three-phase MMC. (b) The i-th SM in upper arm of phase A. 
III. PROPOSED CAPACITANCE MONITORING STRATEGY 
FOR MMCS UNDER PSC-PWM 
A. PSC-PWM Based Control System of MMCs 
Fig. 2 shows a typical implementation architecture for the 
MMC based on DSP and FPGA [30], [31]. The DSP mainly 
realizes control algorithm such as output current control, 
voltage balancing control, CCSC, capacitance monitoring, 
protection and user interface based on the signals such as 
capacitor voltages, arm currents and grid voltages received 
from the FPGA. Based on the produced reference signal from 
the DSP, the FPGA generates the switching signals for each 
SM based on the PWM scheme. 
In the DSP shown in Fig. 2, the arm reference yau is 
generated based on the output current control such as the 
active power, reactive power and dc-link voltage regulation. 








































Fig. 2. Typical implementation architecture of MMCs based on DSP and 
FPGA.  
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based individual capacitor voltage balancing control is 
implemented. Owing to that the semiconductor stress and the 
power absorbed by the SMs are evenly distributed in the 
MMC under PSC-PWM, each SM capacitor voltage can be 
easily kept balanced [31]. According to [31], the balancing 
compensation component Δyaui (i=1, 2…n) for the i-th SM is 
generated as 
Δyaui = Kp·(uave_a-ucaui)∙icir_a                           (2) 
where Kp is the proportional gain, uave_a is the average 
capacitor voltage within phase A, icir_a is the circulating 
current in phase A as icir_a=(iau+ial)/2 and ial is the lower arm 
current in phase A. As a result, the reference yaui for the i-th 
SM is 
yaui = yau+Δyaui                                   (3) 
The n references yau1~yaun are sent to the FPGA by 
communication. In the FPGA, n triangular carriers Wau1~Waun 
are generated, which are respectively shifted by 2π/n. By 
comparing the references yau1~yaun with the carriers Wau1~Waun, 
respectively, the n switching functions Sau1~Saun are generated 
to drive SM1~SMn in the upper arm of phase A. 
B. Analysis of Capacitor Voltage and Current 
In the MMC, the current in phase A can be expressed as 
ia = Imsin(ω0t+φ)                                (4) 
where Im is the peak value, ω0 is the fundamental angular 
frequency and ω0=2πf0, f0 is the fundamental frequency and φ 
is the power factor angle. Suppose the second-order harmonic 
circulating current is suppressed by the CCSC [32], according 






i = + .                                    (5) 
where idc is the dc-link current of the MMC. 
The voltage reference for phase A can be defined as  
_ 0cos( )a ref mu U t = + .                             (6) 
where Um is the peak value and δ is the angle between the 
reference voltage and grid side voltage. The reference voltage 




au dc a refu V u= −                               (7) 
where Vdc is the dc voltage, as shown in Fig. 1(a). As a result, 












 = = − + .                     (8) 
where M is modulation index given as M = 2Um/Vdc.  
According to (5) and (8) [33], the capacitor current icaui in 
the i-th SM is 
caui aui aui y i=  .                                  (9) 






u u i dt
C
= +  ,                      (10) 
where ucaui0 is the dc component of capacitor voltage.  
Fig. 3(a) shows the amplitudes of the fundamental 
frequency component and double frequency component of 
capacitor current under various active power; Fig. 3(b) shows 
the amplitudes of the fundamental frequency component and 
double frequency component of capacitor voltage under 
various active power, whose parameters are derived from 
simulations in Section V. It can be observed that the 
fundamental frequency components in capacitor current and 
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                                    (a)                                                         (b) 
Fig. 3. Fundamental frequency components and double frequency components 
under various active power. (a) Capacitor current. (b) Capacitor voltage. 
C. Analysis of SM Capacitance 
According to the above analysis, the fundamental 
frequency components at angular frequency ω0 in capacitor 
voltage and current are dominant, which can be used for 
capacitance analysis. The capacitor voltage ucaui in (10) is 
multiplied by cos(ω0t) and sin(ω0t), respectively, and 
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where NT is the number of monitoring periods. T is 
fundamental period and T=1/f0. The voltage coefficient Fu_aui 
is defined as 
2 2
_ _ _u aui u aui u auiF A B= + .                       (12) 
From (11), it can be observed that when the capacitor 
voltage is multiplied by cos(ω0t) or sin(ω0t), the relationship 
would be as follows. 
⚫ The components in the capacitor voltage except the 
fundamental frequency component become alternating 
components, which would be eliminated in the integral 
process;  
⚫ The component at fundamental frequency in capacitor 
voltage becomes direct component, which would be 
accumulated in the integral process.  
As a result, Fu_aui is only related to the fundamental frequency 
component in the capacitor voltage. 
Similarly, the capacitor current is respectively multiplied 
by cos(ω0t) and sin(ω0t), respectively, and integrated in NT 
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The current coefficient Fi_aui is defined as 
2 2
_ _ _i aui i aui i auiF A B= + .                         (14) 
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D. Proposed Capacitance Monitoring Strategy 
Based on the above analysis, a capacitance monitoring 
strategy is proposed, as shown in Figs. 4 and 5, which is 
implemented in the DSP controller shown in Fig. 2. In the 
proposed capacitance monitoring method, the capacitors in the 
arm are monitored one by one. 
Figs. 4 and 5 show the proposed capacitance monitoring 
strategy for the i-th SM in the upper arm of phase A. The 
capacitor voltage ucaui, arm current iau and grid voltage ea, eb, 
ec are sampled in real-time. The phase angle θ and angular ω0 
of the grid side voltage are obtained by a phase locked loop 
(PLL) [34]. Suppose the monitoring command is given during 
the period between (j-1)T and jT, the proposed capacitance  
monitoring algorithm will be implemented since jT and lasts 
for NT periods, as shown in Fig. 4. 
Fig. 5 shows the implementation of the proposed 
capacitance monitoring algorithm for the i-th SM in the DSP 
controller, where the reference yaui is derived based on the 
system control of the MMC. After implementation of the 
proposed algorithm, the Au_aui, Bu_aui and Ai_aui, Bi_aui can be 
calculated based on (11) and (13), respectively. At the end of 
the implementation of the proposed algorithm, as shown in Fig. 
4, the voltage coefficient Fu_aui and current coefficient Fi_aui 
can be calculated based on (12) and (14). Then, the 














































Fig. 5. Proposed capacitance monitoring strategy for the i-th SM in the upper 
arm of phase A. 
IV. DISCUSSION OF PROPOSED CAPACITANCE 
MONITORING STRATEGY 
A. Analysis of Noise Immunity 
To estimate the capacitances in the MMC, a large number 
of sensors are used for voltages and currents sampling. The 
measurement error is unavoidable, which would lead to 
inaccuracy of condition monitoring. Normally, the 
measurement errors mainly contain systematic errors and 
random errors. The systematic errors can be corrected by 
proofreading and compensation [35]. However, the random 
errors are usually caused by a variety of complex internal and 
external interferences during the measurement process, which 
are hard to avoid. The random error involved may affect the 
accuracy of the capacitance monitoring. Thus, the impact of 
the measurement error on the proposed capacitance 
monitoring strategy requires further investigations. 
The DSP is a discrete-time controller. Considering the 
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where vi,k and wk are the random errors of measurement, which 
can be modelled as Gauss noise with the feature of being zero-
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where σv2 and σw2 are the variance of vi,k and wk, respectively. 
The signal-noise ratio (SNR) of the sampled capacitor voltage 
,
ˆ
caui ku  and current ,
ˆ

























,                     (18) 
where RMS is the root mean square. Along with increase of 
the SNR, the noise is reduced. 
No noise No noise
SNR=50 dB SNR=50 dB
SNR=45 dB SNR=45 dB
SNR=40 dB SNR=40 dB
SNR=35 dB SNR=35 dB
SNR=30 dB SNR=30 dB







Fig. 6. Measured capacitor voltage and arm current under various SNRs. 
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Fig. 6 shows the capacitor voltage 
,
ˆ
caui ku and arm current 
,
ˆ
au ki under various SNR, which are derived from case I in 
Section V with active power of 0.8 p.u. Here, the Gauss noise 
is superposed to the ideal capacitor voltage and arm current to 
simulate the random measurement error. In a practical system, 
the SNR is usually not less than 30 dB [37]. From Fig. 6, it 
can be observed that the noise has little effect on the arm 
current. However, the noise deteriorates the capacitor voltage 
ripple, because the capacitor voltage ripple is far smaller than 
the dc component in the capacitor voltage, such as typically 
10% of the nominal dc component in capacitor voltage [38]. 
The noise deteriorates the capacitor voltage ripple along with 
decreasing of SNR. Consequently, it poses challenges to 
capacitance monitoring based on the capacitor voltage ripple. 
To implement the proposed capacitance monitoring 
algorithm for the i-th SM in the discrete-time DSP controller 
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,                (20) 
Substituting (16) into (19) and (20), the _
ˆ
u auiA , _
ˆ
u auiB  
corresponding to capacitor voltage and the
_
ˆ
i auiA , _
ˆ
i auiB  
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According to (17) and (21), the relative error er of 
_
ˆ
u auiA and _
ˆ
u auiB obey normal distribution as 
2
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According to (17) and (22), the relative error er of _
ˆ
i auiA  
and _
ˆ
i auiB  obey normal distribution as 
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According to (23) and (24), it can be observed that the 
means of 
_
ˆ( )r u auie A , _
ˆ( )r u auie B , _
ˆ( )r i auie A and _
ˆ( )r i auie B  are zero 
respectively. In addition, Au_aui, Bu_aui, Ai_aui and Bi_aui are 
located at denominator of the variance of 
_
ˆ( )r u auie A , _
ˆ( )r u auie B , _
ˆ( )r i auie A and _
ˆ( )r i auie B , which would 
increase along with the increase of monitoring periods NT, and 
therefore the variance of 
_
ˆ( )r u auie A , _
ˆ( )r u auie B , _
ˆ( )r i auie A  and 
_
ˆ( )r i auie B  are reduced along with increasing of NT according to 
(11) and (13). As a result, _
ˆ
u auiA , _
ˆ
u auiB , _
ˆ
i auiA and _
ˆ
i auiB  would 
be close to Au_aui, Bu_aui, Ai_aui and Bi_aui, respectively, along 
with the increase of NT, and therefore the impact of noise can 
be relieved during the accumulation process in the proposed 
capacitor monitoring strategy. 
B. Selection of Monitoring Periods NT 
According to (23) and (24), the monitoring period NT is 
important in the proposed capacitance monitoring strategy, 
which would affect the effect of noise immunity. Fig. 7(a) 
shows the average error of the proposed method with active 
power of 0.8 p.u. under various NT and various SNR of the 
measurements, which are derived from the simulation in case I 
of Section V. Fig. 7(b) shows the average error with SNR=30 
dB under various NT and various active power. It can be 
observed that the average error of the proposed strategy would 
decrease along with the increase of NT. When NT is greater 
than 50, the increase of NT would not contribute much to the 
decrease of the capacitance monitoring error. Consequently, to 
make a tradeoff between the accuracy and time consumption, 
NT can be selected as 50 for the simulated system in Section V, 
which takes about one second for capacitance monitoring for 
each SM. For the MMC with 6 SMs per arm in the simulation 
studies in Section V, it requires about 36 s to complete 
capacitance monitoring once. Since the capacitor aging is a 
long-time effect [27], the variation of capacitance in a 
monitoring period can be neglected, which would not affect 


















































Fig. 7. Average error of the estimated capacitance. (a) P=0.8 p.u. under 
various NT and various SNRs of measured capacitor voltage and arm current. 
(b) SNR=30 dB under various NT and various active power. 
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C. Comparison of Capacitance Monitoring Methods 
Table I shows a comparison of the proposed monitoring 
method and existing methods [15], [17], [24], [27]. The 
proposed capacitance monitoring strategy only requires 
capacitor voltage, arm current and reference, but not precise 
SM switching function. As a result, the proposed strategy can 
be directly implemented in the DSP controller with a simple 
algorithm. However, the methods in [15], [17] and [24] 
require precise SM switching function, which requires the 
DSP to receive precise SM switching states from FPGA. They 
bring the difficulty for the DSP to have such a high sampling 
speed to receive precise SM switching states from FPGA and 
handle such a large calculation amount. 
The average error of capacitance monitoring with the 
proposed method and those methods in [15], [17], [24] and [27] 
under various SNRs of sampled capacitor voltage and arm 
current are shown in Fig. 8, which are derived from the 
simulated system in case I of Section V. It can be observed 
that the capacitance estimation errors in [24] and [27] are 
obviously increased along with the decrease of SNR, while the 
capacitance estimation errors in [15], [17] and the proposed 
method are nearly not affected by the SNR because the 
proposed method and the methods in [15], [17] are highly 
immune to noise, which greatly reduce the demands on the 
quality of sensors. 
In comparison with other methods, the proposed method is 
more adaptive and has no effect on the performance of the 
MMC. However, the method in [15] requires to inject the ac 
current into the circulating current and the method in [17] is 
only suitable for the MMCs without CCSC, which both 
increase the arm current and power losses. The method in [24] 
requires the monitored SM and the reference SM have the 
same switching function, which affects the capacitor voltage 
balancing control. The method in [27] requires the monitored 
SM to be bypassed and discharged through the bleeding 
resistor, and other SMs are required to be operated with 




























Fig. 8. Average error of the capacitance monitoring with different methods 
under various SNRs of measured capacitor voltage and arm current. 
TABLE I 






Ref. [27] Simple No Yes 
Ref. [24] 
Difficult 












Simple Yes No 
Based on the above comparisons, the proposed 
capacitance monitoring method would be a better candidate 
for the PSC-PWM based MMC with the advantages of simple 
implementation, noise immunity and no effect on the control 
performance. 
V. SIMULATION STUDIES 
To verify the proposed capacitance monitoring strategy, a 
three-phase MMC system, as shown in Fig. 9, is simulated 
with PSCAD/EMTDC. In the simulation, the capacitors in 
upper arm of phase A are monitored. The capacitance Cau5 and 
Cau6 drops as Cau5=7.2 mF, Cau6=6.4 mF. The active power P 
and reactive power Q are 4 MW (0.8 p.u.) and 0 MVar, 









Fig. 9. Diagram of the simulated MMC system. 
TABLE II 
System Parameters for Simulation 
Parameter Value 
Rated power 5 MVA 
DC link voltage Vdc  6 kV 
Grid line-to-line voltage 33 kV 
Rated frequency f0 50 Hz 
Transformer voltage rating 3 kV/33 kV 
Transformer leakage reactance 10% 
Number of SM per arm N 6 
Rated SM capacitance  8 mF 
Arm inductance Ls 3 mH 
Filter inductance Lf 1 mH 
Carrier frequency 1 kHz 
Sampling step Ts 100 us 
SNR of system 30 dB 
NT 50 
A. Case I: Monitoring under P=0.8 p.u. & Q=0 
Figs. 10 (a) and (b) show the ideal capacitor voltages 
without noise and the sampled capacitor voltages with noise, 
respectively. Figs. 11 (c) and (d) show the ideal upper arm 
current without noise and the sampled upper arm current with 
noise. It can be observed that due to the large dc components 
in the capacitor voltages, the ripple components are more 
seriously affected by the sensor noise than the arm current. 
Besides, the voltage ripple of the SM with reduced 





Ideal ucau1~6 without noise
 
(b) 
Sampled ucau1~6 with noise
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(c) 
Ideal iau without noise
 
(d) 
Sampled iau with noise
 
Fig. 10. Simulation results under rated condition. (a) Ideal ucau1~ucau6. (b) 












Fig. 11. Simulation result under rated condition. (a) Au_au1 and Bu_au1 (b) Ai_au1 











Fig. 12. Simulation results under rated condition. (a) Au_au5 and Bu_au5 (b) Ai_au5 
and Bi_au5. 
The performance of the proposed method for SM 1 with 
rated capacitance is shown in Fig. 11. Fig. 11(a) shows the 
integral process of Au_au1 and Bu_au1. Fig. 11(b) shows the 
integral process of Ai_au1 and Bi_au1. The capacitor monitoring 
begins at t=4 s. Then, the amplitude of Au_au1, Bu_au1, Ai_au1 and 
Bi_au1 increase along with execution of the capacitance 
monitoring process. At t=5 s, the capacitance monitoring ends 
and Cau1 is estimated as 8.039 mF with (12), (14) and (15). 
The performance of the proposed method for SM 5 with 
reduced capacitance is shown in Fig. 12. Fig. 12(a) shows the 
integral process of Au_au5 and Bu_au5. Fig. 12(b) shows the 
integral process of Ai_au5 and Bi_au5. The capacitance 
monitoring begins at t=4 s. Then, the amplitude of Au_au5, 
Bu_au5, Ai_au5 and Bi_au5 increase along with the execution of the 
capacitance monitoring process. In comparison with the 
results of SM 1, as shown in Fig. 11, the amplitudes of Au_au5 
and Bu_au5 are respectively greater than the Au_au1 and Bu_au1, 
because the voltage ripple of SM 5 is greater than the voltage 
ripple of SM 1 due to the reduced capacitance, as shown in Fig. 
10(a). At t=5 s, the capacitor monitoring ends and Cau5 of SM 
5 is estimated as 7.250 mF. 
The SMs in upper arm of phase A are estimated one by 
one by the proposed capacitance monitoring strategy. The 
estimated capacitance Cau1~Cau6 are shown in Fig. 13(a) and 
the errors of the estimation are shown in Fig. 13(b), where the 
maximum error is 0.69%. 
























































(a)                                                                   (b) 
Fig. 13. Simulation results under rated condition. (a) Estimated capacitance 
Cau1~Cau6. (b) Errors of estimated capacitance. 
B. Case II: Monitoring with Low Switching Frequency 
Fig. 14 shows the performance of the MMC with low 
switching frequency, where the SM switching frequency is 
250 Hz. Figs. 14(a) and (b) show the ideal capacitor voltages 
without noise and the sampled capacitor voltages with noise, 
respectively. Figs. 14 (c) and (d) show the ideal upper arm 






Ideal ucau1~6 without noise
 
(b) 
Sampled ucau1~6 with noise
 
(c) 
Ideal iau without noise
 
(d) 
Sampled iau with noise
 
Fig. 14. Simulation results with low switching frequency. (a) Ideal ucau1~ucau6. 
(b) Sampled ucau1~ucau6 with 30 dB noise. (c) Ideal iau. (d) Sampled iau with 30 
dB noise. 
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The estimated capacitance Cau1~Cau6 in upper arm of 
phase A are shown in Fig. 15(a) and the errors of the 
estimation are shown in Fig. 15(b), where the maximum error 
is 0.58%. In comparison with the results in case I, the 
estimation error is not increased due to the reduced switching 
frequency. 

























































                                (a)                                                              (b) 
Fig. 15. Simulation results with low switching frequency. (a) Estimated 
capacitance Cau1~Cau6. (b) Errors of estimated capacitance. 
Fig. 16 shows the average error of the proposed 
capacitance monitoring method under various switching 
frequencies and various SNRs. It can be observed that the 
average error almost remains constant under various switching 
frequencies and the average error is decreased along with the 























Switching frequency (Hz)  
Fig. 16. Average error of the proposed method under various switching 
frequencies and various SNRs. 
VI. EXPERIMENTAL STUDIES 
A three-phase MMC is built in laboratory to confirm the 
proposed strategy. A photo of experimental setup is shown in 
Fig. 17. A dc source SGA600/10 is adopted to support the dc 
link voltage and a voltage regulator is adopted to support the 
ac voltage. The output current control [39], CCSC [32] and 
capacitor voltage balancing control [31] are implemented in 
the DSP TMS320F28346, while the FPGA XC6SLX16 is 
adopted to achieve the PSC-PWM scheme and generate the 
driver signals. Then, the pulse signals are transferred to each 
SM via optical fiber. The voltage sensors LEM LV25-P [40] 
are equipped to convert the capacitor voltage to voltage signal 
while the current sensors LEM LA55-P [41] are equipped to 
convert the arm current to voltage signal. And the voltage 
signals are sampled by the analog-digital converter (ADC). 
The system parameters are listed in TABLE III. 
To verify the proposed capacitance monitoring strategy, 
the small capacitances Cau3 and Cau4 are adopted, where 
manufacture parameters are given as 1.88 mF and 1.41 mF, 
respectively. The proposed scheme is implemented in the DSP 
controller, and the internal signals Au_aui, Bu_aui, Ai_aui and Bi_aui 
are output by the digital-analog converter (DAC) and recorded 
by an oscilloscope, while the capacitance monitoring results 
are directly transferred from the DSP controller to the host 














Fig. 17. Photo of the experimental MMC system. 
TABLE III 
Parameters for Three-Phase MMC Experimental System 
Parameter Value 
Rated Power 1 kW 
DC link voltage Vdc  200 V 
AC line-to-line voltage 100 V 
Rated frequency f0 50 Hz 
Number of SM per arm N 4 
Rated SM capacitance  2.35 mF 
Arm inductance Ls 3 mH 
Filter inductance Lf 3 mH 
Carrier frequency 1 kHz 
Sampling step Ts 100 us 
A. Case I: Monitoring under P=0.8 p.u. & Q=0 
Fig. 18 shows the performance of the MMC, where the 
power with active power of 0.8 p.u. and reactive power of 0 
p.u. are transferred from dc side to ac side. Fig. 18(a) shows 
the capacitor voltages ucau1~ucau4 in the upper arm of phase A, 
which are obtained by voltage probes with 50 kHz low-pass 
filter. Fig. 18(b) shows the output voltages of capacitor 
voltage sensors for ucau1~ucau4 by the voltage probes with full 
bandwidth. The ripples of ucau3 and ucau4 are greater than those 
of ucau1 and ucau2 due to the reduced Cau3 and Cau4. Fig. 18(c) 
shows the arm currents iau and ial, which are obtained from the 
arm circuit by the current probes with a 50 kHz low-pass filter. 
Fig. 18(d) shows the output voltages of current sensors for iau 
and ial by the voltage probes with full bandwidth. It can be 
observed that the measured capacitor voltages and arm 
currents through sensors are affected by noise. Owing to that 
the capacitor voltage ripple accounts for a small part in 
capacitor voltage, the capacitor voltage ripple measured from 
voltage sensors are more seriously affected by the noise than 











Output of capacitor voltage sensors for ucau1~ucau4
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Output of arm current
 sensor for iau
Output of arm current 
sensor for ial
 
Fig. 18. Experimental results under rated condition. (a) ucau1~ucau4. (b) Output 
of capacitor voltage sensors for ucau1~ucau4. (c) iau and ial. (d) Output of current 

















































Fig. 19. Experimental results under rated condition. (a) Au_au1, Bu_au1, Ai_au1 and 
Bi_au1 for SM 1. (b) Au_au2, Bu_au2, Ai_au2 and Bi_au2 for SM 2. (c) Au_au3, Bu_au3, 
Ai_au3 and Bi_au3 for SM 3. (d) Au_au4, Bu_au4, Ai_au4 and Bi_au4 for SM 4. Time 
base is 200 ms/div. 
The performance under the proposed capacitance 
monitoring strategy is shown in Fig. 19. Fig. 19(a) shows the 
integral process of Au_au1, Bu_au1, Ai_au1 and Bi_au1 for SM 1, 
where the amplitude of Au_au1, Bu_au1, Ai_au1 and Bi_au1 increase 
along with execution of the capacitance monitoring process. 
Afterwards, Cau1 is estimated to be 2.150 mF. Figs. 19 (b), (c) 
and (d) show the integral process for SM 2, SM 3 and SM 4, 
respectively.  
Fig. 20(a) shows the estimated capacitance with proposed 
scheme and the measured capacitance using the UNI-T UT612 
LCR meter. Fig. 20(b) shows the relative errors between 
estimated capacitance and the measured capacitance, where 
the maximum error is 0.59%. 
Fig. 21 shows the estimated capacitance of SM 1 under 
various active power from 0.2 p.u. to 1.0 p.u., where the 
proposed capacitance monitoring strategy is conducted forty 
times for each case. It can be observed that along with the 
increase of the active power, the proposed strategy shows 
reduced errors. In most of the cases, the error of the estimated 
























































                                   (a)                                                               (b) 
Fig. 20. Experimental results under rated condition. (a) Estimated capacitance 







1% ≤ Error ≤ 2%
P = 0.2 kW (0.2 p.u.)






1% ≤ Error ≤ 2%








1% ≤ Error ≤ 2%
P = 0.6 kW (0.6 p.u.)






1% ≤ Error ≤ 2%








1% ≤ Error ≤ 2%
P = 1.0 kW (1.0 p.u.)
 
Fig. 21. Estimated capacitance of SM 1 under various active power operation. 
(a) 0.2 p.u. (b) 0.4 p.u. (c) 0.6 p.u. (d) 0.8 p.u. (e) 1.0 p.u. 
B. Case II: Monitoring with Low Switching Frequency 
Fig. 22 shows the performance of the MMC, where the 
switching frequency for each SM is 390 Hz. Fig. 22(a) shows 
the capacitor voltages ucau1~ucau4 in the upper arm of phase A. 
Fig. 22(b) shows the output voltages of the capacitor voltage 
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sensors for ucau1~ucau4. The ripples of ucau3 and ucau4 are greater 
than those of ucau1 and ucau2 due to the reduced Cau3 and Cau4. 
Fig. 22(c) shows the upper arm current iau and the lower arm 
current ial. Fig. 22(d) shows the output voltages of current 
sensors for iau and ial. The arm currents are slightly distorted 
due to the low switching frequency. 
Fig. 23(a) shows the estimated capacitance with proposed 
scheme and the measured capacitance using the UNI-T UT612 
LCR meter. Fig. 23(b) shows the relative errors between 
estimated capacitance and the measured capacitance, where 
the maximum error is 0.54%. In comparison with the results in 
case I, the estimation error is not increased due to the low 
switching frequency. 






















Output of arm current
 sensor for iau
Output of arm current 
sensor for ial
 
Fig. 22. Experimental results with low switching frequency. (a) ucau1~ucau4. (b) 
Output of capacitor voltage sensors for ucau1~ucau4. (c) iau and ial. (d) Output of 
























































                                   (a)                                                             (b) 
Fig. 23. Experimental results with low switching frequency. (a) Estimated 
capacitance Cau1~Cau4. (b) Errors of estimated capacitance. 
C. Case III: Monitoring with Various Modulation Indexes 
To test the performance of the proposed method under 
various modulation indexes, the ac-side voltage is changed so 
that the MMC can work with various modulation indexes. The 
estimated capacitance and relative error for SM 2 with 
proposed method under various modulation indexes are listed 
in TABLE IV. It can be observed that the error of the 
estimation is lower than 1% when the modulation index is 
above 0.4. Normally, the modulation index is rarely low as 0.4 
during normal operation in practical application.  
TABLE IV 





0.2 2.159 1.31 
0.4 2.144 0.61 
0.6 2.143 0.56 
0.8 2.138 0.33 
D. Case IV: Monitoring with Different Power Factors 
To test the performance of the proposed method under 
different power factors, the apparent power of the MMC is 
kept at 0.8 p.u. and the power factor varies from 1 to 0. The 
estimated capacitances and relative errors for SM 2 under 
various power factors are listed in TABLE V. It can be 
observed that the accuracy of the estimated capacitance is 
almost not affected by the power factors.  
TABLE V 





1.0 2.139 0.38 
0.8 2.145 0.66 
0.6 2.138 0.33 
0.4 2.134 0.14 
0.2 2.127 0.19 
0 2.136 0.23 
E. Case V: Monitoring with Different Load Frequency 
To test the performance of the proposed method under 
different load frequency, the MMC with filter inductor and 
resistor load of 10 Ω is adopted and the load frequency is 25 
Hz. 
Fig. 24 shows the integral process of Au_au1, Bu_au1, Ai_au1 
and Bi_au1 for SM 1 and Cau1 is estimated to be 2.153 mF. 
Because of the reduced load frequency, the monitoring time is 












Fig. 24. Experimental results of Au_au1, Bu_au1, Ai_au1 and Bi_au1 for SM 1 with 
load frequency of 25 Hz. Time base is 400 ms/div. 
Fig. 25(a) shows the estimated capacitance with proposed 
scheme and the measured capacitance using the UNI-T UT612 
LCR meter. Fig. 25(b) shows the relative errors between 
estimated capacitance and the measured capacitance, where 
the maximum error is 0.54%. 
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                                   (a)                                                             (b) 
Fig. 25. Experimental results with load frequency of 25 Hz. (a) Estimated 
capacitance Cau1~Cau4. (b) Errors of estimated capacitance. 
F. Case VI: Monitoring with Arm Inductor Mismatch 
To test the performance of the proposed capacitor 
monitoring method under arm inductor mismatch, the arm 
inductor in the upper arm of phase A is 1.5 mH and the arm 
inductors in other arms are 3 mH. 
Fig. 26(a) shows the estimated capacitance with proposed 
scheme and the measured capacitance using the UNI-T UT612 
LCR meter. Fig. 26(b) shows the relative errors between 
estimated capacitance and the measured capacitance, where 
























































                                   (a)                                                             (b) 
Fig. 26. Experimental results with arm inductor mismatch. (a) Estimated 
capacitance Cau1~Cau4. (b) Errors of estimated capacitance. 
G. Case VII: Monitoring with Increased Capacitance 
To test the performance of the proposed capacitance 
method with increased capacitance, the SM 1 with larger 
capacitance is adopted and the capacitance is measured as 
2.616 mF using the UNI-T UT612 LCR meter. 
Fig. 27 shows the integral process of Au_au1, Bu_au1, Ai_au1 
and Bi_au1 for SM 1, where the amplitude of Au_au1, Bu_au1, 
Ai_au1 and Bi_au1 increase along with execution of the 
capacitance monitoring process. Afterwards, Cau1 is estimated 












Fig. 27. Experimental results of Au_au1, Bu_au1, Ai_au1 and Bi_au1 for SM 1 with 
increased capacitance. Time base is 200 ms/div. 
H. Temperature Effect on Capacitance 
The capacitance of the electrolytic capacitor also depends 
on the capacitor temperature. The capacitance increases along 
with the increase of the temperature due to the changing 
properties of the relative permittivity of the capacitor’s 
dielectric material [42]. In order to determine the relationship 
between capacitance and temperature of the capacitor, the 
temperature chamber is used to keep the capacitor temperature 
constant and the capacitance is measured by LCR meter. Fig. 
28 shows the photo of the experimental system. 
Fig. 29 shows the measured capacitance of five capacitor 
samples under various temperature from 25 °C to 85 °C. The 
measured results of five samples are fitted with linear model 
[43], respectively, as plotted in Fig. 29. The corresponding 
coefficient of determination R2 of fit is adopted to evaluate the 
effectiveness of the linear fit. In Fig. 29, the minimum R2 of 
the fitting results is 99.62%, which proves that the relationship 
between capacitance and temperature can be fitted well by the 
linear model. The average value (dash line) of the five fit 
results is also plotted in Fig. 29 and the slope of the average 
value is 1.73 uF/°C. With the capacitance estimated by the 
proposed capacitance monitoring method and the capacitor 
temperature, the capacitance at 25 °C can be obtained based 
on the slope of the average value of these fit results. And then, 
the capacitor is judged to be failed if its capacitance at 25 °C 







Fig. 28. Photo of the experimental system. 























Fig. 29. The measured capacitance of five samples under various temperatures 
and their fitting results. 
VII. CONCLUSION 
This paper presents a submodule capacitance monitoring 
strategy for PSC-PWM based MMC, where the fundamental 
frequency components of the SM capacitor voltage and 
current are extracted to estimate the SM capacitance based on 
the reference, but do not need the precise switching states. The 
proposed scheme not only simplifies the implementation and 
calculations, but also avoids heavy communication burden 
between DSP and FPGA as well as extra control or any effect 
on the control performance. In addition, the impact of noise is 
also analyzed, where the proposed monitoring strategy can 
eliminate noise impact from sensors and increase accuracy. 
Simulation and experimental studies are also implemented, 
and the results confirm the effectiveness of the proposed 
strategy. 
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